WPQ-DIMM-1 Reference (1-disc)
A reference WPQ-DIMM in the 1-disc form factor. Approximately 40 quantum tiles per DIMM. Ships pre-written with a reference photonic-quantum design and a bring-up test harness.
© CRI-ONE. All rights reserved. Patents issued and pending. Unauthorized reproduction of the underlying designs is prohibited.
Extended catalog & full narrative — WPQ-DIMM-1 Reference (1-disc)
The extended dossier appended from the 2026-08-05 catalog snapshot. Prices in the body copy have been stripped; the live-store price on this page is the authoritative figure. Images have been omitted.
WPQ-DIMM-1 — Reference (1-disc)
(USD). A reference WPQ-DIMM in the 1-disc form factor. Approximately 40 quantum tiles per DIMM. Ships pre-written with a reference photonic-quantum design and a bring-up test harness.
Physical envelope
- Form factor: JEDEC DDR5 UDIMM, 288-pin edge, 133.35 mm × 32 mm, tall-DIMM height 34.0 mm including standard heat spreader.
- Interface: CXL 3.0 memory-semantic (Type-2 device: memory + accelerator). Signaling: CXL-over-DDR5 on boards that support it (Sapphire Rapids, EPYC 9004 and later); optional PCIe 5.0 x8 CXL-shim adapter available separately for older boards.
- Power: ≤ 15 W under peak workload, ≤ 1 W idle. Sourced from the DDR5 12 V and 3.3 V rails.
- Thermal: junction ≤ 85 °C at 15 W with 100 LFM airflow. Passive heat spreader; no active cooling, no cryostat.
- Weight: ≤ 45 g.
What is inside
- One written WritePhi Q-Blank, diced to a 120 mm × ~4 mm tile-strip and edge-polished for fibre coupling.
- A photonic-electrical bridge PCB carrying the CXL 3.0 controller, the 12-channel WDM photonic transceiver, the quad-core ARM Cortex-A55 classical control processor, and the V-groove fibre array that couples to the disc.
- Aluminum mounting frame + standard DDR5 tall-DIMM heat spreader.
- DDR5 edge-connector PCB with CXL-over-DDR5 signal routing.
Included reference design
Each DIMM ships with a factory-written reference design that exercises the tile grid end-to-end — a Bell-pair-per-tile fanout that lets the buyer verify tile-level correctness immediately after plug-in. The design can be replaced by writing a new Q-Blank on a WritePhi Writer (Project 57 SKU, sold separately) and assembling a new DIMM.
Bring-up
Plug the DIMM into any CXL 3.0-capable DDR5 socket. Windows 11 24H2 or Linux kernel 6.10+ enumerates it natively as a CXL 3.0 Type-2 memory device without a custom driver. The included test harness exercises each of the 40 tiles and reports pass/fail statistics for the reference design.
Not for production deployment on its own
This SKU is a reference / evaluation article intended for buyer bring-up, characterization, and algorithm development. Production deployments use the volume assembly pipeline detailed in the PLAYBOOK.
4a8bba5f6a1a6337e0e5f480f5d5ab6a59095f253df4602416d744c5b3c5e8f6WPQ-DIMM-1 Reference (1-disc)
Publicly online since 2010 · U.S. patent applications since 2012 · inventions offered since 2014. The work of Christopher Gabriel Brown, independently documented.
